Power consumption is a key issue for electron devices including resistive random access memory (RRAM), which has attributes of high density, fast write/read speed, fatigue endurance and long retention[@b1]. In a RRAM, on-switching (also called set-switching) consumes relatively little power because the current is limited by the relatively high (off) resistance. So the power consumption is dictated by off-switching (also called reset-switching) which has a relatively low (on) resistance. Off-switching power should be proportional to the area of the resistance cell if the voltage/current density required to trigger switching is independent of the area. Indeed, literature data of off-switching power of some 20 RRAMs shown in [Figure 1](#f1){ref-type="fig"} support such a "scaling law": they vary from the mW range for micrometer-sized devices to the μW range for nanometer-sized devices[@b2][@b3][@b4][@b5][@b6][@b7][@b8][@b9][@b10][@b11][@b12][@b13][@b14][@b15][@b16][@b17][@b18][@b19][@b20][@b21][@b22]. Recognizing such a trend, our goal here is to systematically seek scalable strategies to further lower the power for RRAM off-switching. Our power data and the scaling prediction are summarized in [Figure 1](#f1){ref-type="fig"}.

We begin by treating a RRAM device as a serial connection of a cell resistance *R*~c~ and a load resistance *R~l~*, see [Figure 2a](#f2){ref-type="fig"}. The latter may come from word/bit lines, electrodes and interfaces. Depending on the configuration *R~l~* may or may not be inversely proportional to the cell size or area. (For example, the spreading resistance of a very thin bottom-electrode substrate is logarithmically dependent on the reciprocal cell size.) We next designate the critical cell-switching voltage *V*~c~*\** as a characteristic of cell material. The intrinsic switching power is thus per cell. However, since the device-switching voltage *V*\* equals (1+Δ)*V*~c~\*, where , the device-switching power *P* must exceed *P~c~*\*. Indeed, .

The above consideration suggests that power minimization requires maximizing *R*~c~and minimizing *R~l~*. However, *R*~c~and *R~l~* are interrelated in many RRAM that contains multiple intermediate states: if a larger *R~l~* is used during on-switching, it provides a current compliance often causing switching to an intermediate state of a higher (intermediate) *R*~c~ than would otherwise. (Compliance control by the source meter is widely used for this purpose[@b23].) The interplay between *R~l~* and *R*~c~ for multi-state RRAM can be understood by viewing the cell as a parallel connection of a low-resistance cross section (*r*~L~ per area, area fraction = *F*) and a high-resistance cross section (*r*~H~ per area, area fraction = 1-*F*), see [Figure 2b](#f2){ref-type="fig"}. In this picture, *F* is a state variable that characterizes the cell: it lies between 0 (the most resistive state) and 1 (the most conducting state). As schematically shown in the inset of [Figure 2b](#f2){ref-type="fig"}, on-switching corresponds to the transition from the *F* = 0 state to the *F* = 1 state, and off-switching the transition from the *F* = 1 state to the *F* = 0 state. However, various intermediate *F* states can also result during on-switching because the transition path is *R~l~* dependent: the larger the *R~l~*, the smaller the current in the cell, thus the smaller the *F* of the intermediate state, and the higher the *R*~c~. We believe that this *R~l~*-*F* relationship can be exploited in many RRAM to lower *P* further by including an asymmetric dynamic load: the load is large during on-switching to minimize *F* hence maximize *R*~c~, but small during off-switching to minimize Δ. In the following, we demonstrate this design using a new nitride-based nanometallic RRAM made of amorphous Si~3~N~4~ with atomically dispersed Cr.

Results
=======

Bipolar switching involving intermediate states
-----------------------------------------------

Nanometallic thin films are insulator:metal atomic mixtures that exhibit thickness-dependent metal-insulator transitions, which can also be voltage-triggered allowing non-volatile RRAM. At small thickness less than the localization length of electrons in these random materials, metallic conduction is achieved at a metal composition well below the bulk percolation limit, which is a distinguishing feature of nanometallic materials[@b8][@b24][@b25]. We fabricated nanometallic Si~3~N~4~:Cr films (10 nm thick) by co-sputtering Si~3~N~4~ and Cr onto unheated substrates using separate Si~3~N~4~and Cr targets in a magnetron sputtering system at room temperature. As-fabricated devices (without forming) were nearly Ohmic-conducting. Under a voltage sweep, they exhibited bipolar switching behavior as shown in the *I--V* curve in [Figure 3a](#f3){ref-type="fig"} obtained using the following voltage sweep: 0 V, to −12 V, to 10 V, to −12 V, and to 0 V. The initial sweep from 0 V to −12 V does not result in any sharp transition. Positive-voltage off-switching occurs at 8 V consuming \~250 mW, after that a non-Ohmic high resistance state (HRS), corresponding to *F* = 0, is reached. The HRS returns to the low resistance at −1 V, consuming \~30 μW during on-switching. In the above, power to operate the device was equated to the product of the applied voltage and current at the onset of switching. (This convention will be used throughout our work.) As shown in the inset of [Figure 3a](#f3){ref-type="fig"}, from −12 V to 8 V the resistance (*R*~c~+*R~l~*) is flat, which will be referred to as plateau resistance to indicate no transition. This plateau-resistance state is actually one of the intermediate states with *F* \<1. Note that the off-switching voltage in [Figure 3a](#f3){ref-type="fig"} is relatively high signifying a relatively large Δ. This is caused by the very small *R*~c~ and large *F*, which was made possible according to [Figure 2b](#f2){ref-type="fig"} by using a very large negative voltage limit (−12 V) during the negative sweep. Such high Δ and low *R*~c~ in turn raise *P*.

The plateau resistance can be substantially increased without altering *R~l~*. As shown in [Figure 3b, a](#f3){ref-type="fig"} progressively smaller voltage for the negative sweep leaves a progressively higher plateau resistance, corresponding to a progressively smaller *F* value for the intermediate state. As the range of the sweep voltage decreases from −12 V to −2 V, the plateau resistance increases from 300 Ω to 1 kΩ. Correspondingly, the off-switching voltage decreases from 8 V to 2 V. Meanwhile, the power decreases ([Figure 3c](#f3){ref-type="fig"}) from 250 mW to 4 mW. The *I--V* curve for the 4 mW case is shown in [Figure 3c](#f3){ref-type="fig"}**inset** to illustrate the \~10× reduction in current compared to [Figure 3a](#f3){ref-type="fig"}. This behavior can be understood in terms of the parallel circuit model ([Figure 2b](#f2){ref-type="fig"}). As shown in [Figure 3d](#f3){ref-type="fig"}, all the *R--V* curves can be satisfactorily reproduced by numerical calculation (see **Method** for more details) using the model taking *R~l~*\~300 Ω and *V*~c~\*\~ ±1 V. This also allows us to identify the *F* value for each plateau resistance, which ranges from 0.96 to 0.15 as marked in [Figure 3d](#f3){ref-type="fig"}.

Asymmetric load
---------------

We next demonstrate that the plateau resistance can be increased and the off-switching power drastically reduced by introducing a dynamic load that has an asymmetric response to voltage. This was achieved using a diode in parallel with another external load *R*~ex~, as schematically shown in [Figure 2c](#f2){ref-type="fig"}**.** Under a positive bias which includes off-switching, the diode is in the forward direction (*R*~d~\~0) allowing *R*~ex~to be short-circuited. So the net load is nearly *R~l~*, still equal to 300 Ω. Under a negative bias which includes on-switching, the diode is in the reverse direction and is almost open-circuited. Thus the net load is the sum of 300 Ω and *R*~ex~. In reality, under a positive bias, a typical diode also introduces a positive voltage drift due to its threshold voltage *V*~th~. (*V*~th~ can be as low as 0.2 V in a Schottky diode, but is 0.6 V in the silicon diode used in the experiment described here.) In addition, the diode in the reverse direction has a characteristic resistance *R*~d~ which is 100 MΩ in our experiment. As shown in [Figure 4a](#f4){ref-type="fig"} for a 100×100 μm^2^ device, such a diode results in a switching curve with \~10× reduction in the on-switching current and \~10× increase in plateau resistance ([Figure 4a](#f4){ref-type="fig"}**inset**). Under a positive bias, current increase starts near *V*~th~\~0.6 V and off-switching occurs at *V*\*\~1.4 V, corresponding to a maximum in current and a minimum in resistance (being *R*~c~+300 Ω). For this (on) resistance and *V*\*, the off-switching *P* is 0.25 mW.

We systematically examined whether off-switching *P* can be further reduced by varying *R*~ex~. With *R*~ex~ increasing from 10 Ω to 100 kΩ, [Figure 4b](#f4){ref-type="fig"} (the 100 μm curve) shows *P* to decrease from 2.5 mW to \~110 μW for the same 100×100 μm^2^ device. The decrease essentially begins when *R*~ex~ is comparable to *R~l~*, which was again 300 Ω in this experiment. Beyond this point the asymmetric load starts to cause the plateau resistance and the on-resistance (*R*~c~+*R*~l~) to increase (the 100 μm branch in [Figure 4c](#f4){ref-type="fig"}) by arresting the intermediate state at a progressively higher *R*~c~. Meanwhile, the off-switching voltage *V*\* also decreases ([Figure 4c](#f4){ref-type="fig"}) signifying transition initiating at the low-voltage tail of the *V*~c~\* distribution ([Figure 2b](#f2){ref-type="fig"} **inset**), resulting in an abrupt off-transition to some intermediate *F* state. (Later, full transition to the *F* = 0 state occurs during the remainder of the positive voltage sweep, but such subsequent transition consumes much less power because of the much higher *R*~c~.) Eventually, *P* reaches a lower limit when *R*~ex~ becomes comparable to the resistance of the HRS; any further increase of *R*~ex~ will postpone on-switching to an impractically large (negative) voltage, again because *V*\* is much larger than *V*~c~\* when Δ is too high. This limits the minimum *P* for a 100×100 μm^2^ device to \~110 μW. For all the *R*~ex~, a large on-off ratio of resistance (read at 0.2 V) exceeding 10× is maintained as shown in [Figure 4b](#f4){ref-type="fig"}**inset**.

Scalability
-----------

The above approach is scalable. This is illustrated in [Figure 4b--c](#f4){ref-type="fig"} for two other cells \~25× larger/smaller in cell area. Here, we used the same diode but extended the range of *R*~ex~. They depict a systematic shift of off-switching *P* ([Figure 4b](#f4){ref-type="fig"}), *V*\* and on-resistance ([Figure 4c](#f4){ref-type="fig"}) with cell size: in the smaller cells the significant reduction in *P* and *V*\*, along with the significant increase of on-resistance, starts at a higher *R*~ex~ because the cell resistance of smaller cells is higher. Since the same trend is obeyed for all cell areas, we may assign the limiting *P*, *V*\* and plateau resistance values as the ones obtained at the highest *R*~ex~ before on-switching becomes impractical. These assigned values follow an apparent scaling "law" in [Figure 4d](#f4){ref-type="fig"} for *V*\* and plateau resistance and in [Figure 1](#f1){ref-type="fig"} for *P*. (Data of two additional cells of intermediate areas have also been included in these plots.) Although the data on the scaling plot [Figure 1](#f1){ref-type="fig"} are somewhat scattered because only a few *R*~ex~ were used, we have tentatively extrapolated the scaling line to smaller area. For a 100×100 nm^2^ device, which is readily manufacturable today, the projected off-switching power is 12 nW. For a 10×10 nm^2^ device, the projected power is 500 pW.

While the validity of the above projection is not known until future experimental verification, we can nevertheless examine the basis for the projection to identify any potential causes for its breakdown. Our power data in [Figure 1](#f1){ref-type="fig"} apparently follow a cell area (*A*) scaling behavior of *A*^0.7^. Since the off-switching voltage is only very weakly dependent on *A*, most of the above scaling may be attributed to on-resistance. As mentioned above, the maximum *R*~ex~ usable is determined by the resistance of HRS. This, in turn, determines *R*~c~ and on-resistance (the relation between *R*~c~, *R*~ex~ and HRS is non-linear because of the non-linearity in the *V*~c~\* distribution in [Figure 2b](#f2){ref-type="fig"}.) In the insulating state, HRS should scale with *A*^−1^[@b8]. So the slightly weaker area dependence of power and plateau resistance is understandable in terms of mostly HRS and partly the interplay between the diode, *R*~ex~, and the *F*-transition curve ([Figure 2b](#f2){ref-type="fig"} **inset**). It also follows that whether such scaling behavior can continue at small cell areas depends on whether (a) HRS continues to scale with *A*^−1^ and (b) there is a large spectrum of intermediate states of wide ranging resistance between HRS and *R*~c~+*R~l~* to interact with the dynamic load. Data for *A*^−1^ scaling of HRS are presented in [Figure S2](#s1){ref-type="supplementary-material"}, which seem quite robust. In the following, we examine (b) with the aid of modeling.

To clarify (b), we simulated the *R--V* hysteresis under a constant *R~l~* for *A* spanning over 4 orders of magnitude using the model in [Figure 2b](#f2){ref-type="fig"}. (See **Method** for more details. Also note that *AR~l~*emerges as the control parameter for the switching behavior.) As shown in [Figure 5](#f5){ref-type="fig"}, as the area decreases, the *R--V* curves develop an expanding gap (to about 7 orders of magnitude) between the plateau resistance and the HRS resistance, the latter indeed scales with *A*^−1^. Meanwhile, off-switching continues to occur between 1 V and 2 V even though the transition is no longer abrupt at small *AR~l~*. (The abrupt transition is due to the negative slope d*V*/d*V*~c~, which becomes positive definite at small *AR~l~*.) While the detailed outcome of the simulated results (e.g., the *F* value of the plateau state) obviously depends on the parameter used, such as *R~l~* which we assumed to be area-independent, these findings do suggest that item (b) should not be a concern, thus lending support to our scaling hypothesis under a dynamic load. Moreover, since the plateau resistance does increase at smaller *A*, meaning that *R*~c~\>*R~l~* in such case, for a sufficiently small *A* there will be less need for compliance control rendered by *R*~ex~. As a result, *R*~on~ should increase less rapidly at small *A* than indicated by [Figure 4d](#f4){ref-type="fig"}.

Increasing the dynamic range using nanometallic feature
-------------------------------------------------------

Although the approach of employing an asymmetric dynamic load to reduce *P* was demonstrated above using a nanometallic RRAM, it is applicable to other bipolar RRAM that satisfies two requirements: (i) intermediate states are accessible using compliance control, and (ii) switching is triggered by a critical cell voltage independent of cell area. Nevertheless, nanometallic RRAM does have two important advantages. First, since it switches by a purely electronic mechanism, fast switching speed should be possible (\<50 ns as already measured in our laboratory, much faster also likely), assuring a very small energy for switching per bit. Second, reflecting the elastic tunneling nature of itinerant electrons in random materials, the HRS of nanometallic thin films follows a unique exponential dependence on thickness, *R*~c~\~exp(δ/ζ~HR~), where δ is the thickness and ζ~HR~ (of the order of a few nm) is the localization length in the HRS[@b8]. (ζ~HR~ essentially defines the spatial extent of electron\'s wave-function, which decays exponentially in a random material.) Meanwhile, *V*~c~\* is thickness independent in the nanometallic regime.[@b8][@b24] These unique attributes allow additional freedom to increase *R*~c~ and decrease *P* by many orders of magnitude by using thicker films to take advantage of their higher HRS (see [Figure 6a](#f6){ref-type="fig"}). This is demonstrated by the data (red) in [Figure 1](#f1){ref-type="fig"}, which were collected for a set of thicker (17 nm) film devices following the same procedure described above. The on-resistance for each of the 17 nm device in [Figure 1](#f1){ref-type="fig"} is shown in [Figure 6b](#f6){ref-type="fig"} along with the *R*~ex~ it contains and the *V*~off~\* it exhibits. Comparing these data with those of similar cell areas in [Figure 4d](#f4){ref-type="fig"}, it is clear that *V*~off~\* is maintained at the same value but the on-resistance is raised in the 17 nm film devices.

Discussion
==========

In the RRAM literature, diodes have been introduced to the unipolar devices to lower the leakage current at zero bias, thus lowering power dissipation. However, during switching the diode is "on" so it does not necessarily lead to a reduction of switching current or switching power. This is apparent from [Figure 4b](#f4){ref-type="fig"}: *P* decreases only when an appropriately large *R*~ex~ is also present. For bipolar RRAM, selectors having very large resistance below a bipolar threshold voltage have been introduced to eliminate the so-called "sneak-path" problem[@b26][@b27]. Once again, they can lower the leakage current at zero bias, but not the switching current since switching occurs when the selector resistance is low. Unlike these modifications, our asymmetric dynamic load can reduce not only the leakage current but also switching power. Moreover, unlike the selector used to eliminate sneak paths, our asymmetric dynamic load need not be integrated into the device stack at each cell. Indeed, only one such load is required for each write/read test-circuit module that has access to an array of *N*×*N* device stacks. Therefore, the approach can be implemented without additional increase in fabrication complexity.

Nanometallic memory switches by an electronic mechanism, so the switching speed is ultimately limited by the *RC* delay time in the circuit. To compute the delay time, the pertinent capacitance is that of the memory cell, which scales with *A* and is \~100 pF for a 100×100 μm^2^ cell in our experiment. The pertinent resistance is that of the total load, including *R~l~* and the asymmetric external load. During off-switching, the diode is in the forward direction and contributes to little load. Likewise, during reading, the diode is not needed and the total load is again small. Therefore, the longest delay time is the one encountered during on-switching when the total load is \~*R*~ex~. Since *R*~ex~ is bounded by HRS but has a weaker area dependence, say of *A*^−1+*s*^, where *s*\~1/3, we expect *R*~HRS~*C*\>*R*~ex~*C*\~*A^s^*. For a 100×100 μm^2^ cell, *R*~HRS~ = 100 kΩ at on-switching, giving an *RC* product of 10 μs if we use an asymmetric load. For a 100×100 nm^2^ cell, the on-switching time should be 100× smaller, reaching 100 ns. At even smaller *A*, we expect *R*~c~ to rise which lessens the need for *R*~ex~ to increase (see discussion on [Figure 5](#f5){ref-type="fig"}), so the *R*~ex~*C* should also rise less rapidly. Moreover, the exponential dependence on thickness can be utilized to further increase *R*~c~ without increasing *R*~ex~, thus limiting the *RC* delay to a reasonable value.

Our work has demonstrated that an ultra-low power solution for multiple-state nanometallic RRAM devices can be devised using two strategies. First, an asymmetric dynamic load involving a diode and a linear resistance can be used. This approach is applicable to other RRAM, and the scaling results presented here have likely set the lower limit of power consumption for most devices. Second, by increasing the film thickness by merely a few nm, the HRS resistance of nanometalic RRAM can be dramatically increased to broaden the dynamic range of the asymmetric load, thereby further lowering the power consumption by several orders of magnitude. Both strategies are scalable: power consumption using a 17 nm film is *P*~on~ = 460 nW and *P*~off~ = 30 μW for a 100×100 μm^2^ device, and is projected to be *P*~on~\< 460 fW and *P*~off~\< 1.5 nW for a 100×100 nm^2^ device. For a 10×10 nm^2^ device with thickness/composition optimized nanometallic film, we believe 1 pW *P*~off~ is ultimately feasible. To realize the anticipated low power, however, an improved ability for current readout will be required, since ultimately it is the product of current readout and *V*\*~off~ (\~1 V for the best RRAM devices today) that sets the power limit. Such advances may accelerate the adoption of RRAM technology.

Methods
=======

Nanometallic Si~3~N~4~:Cr films (10 nm and 17 nm thick) were fabricated by co-sputtering Si~3~N~4~ and Cr onto unheated substrates using separate Si~3~N~4~and Cr targets in a magnetron sputtering system at room temperature. To provide the bottom electrode, a Mo film (10 nm thick) was first deposited to cover the entire Si/SiO~2~ substrate using DC sputtering. A top Pt electrode (40 nm thick) was also deposited using RF sputtering without breaking the vacuum. Cells of the parallel capacitor type (Pt-Si~3~N~4~:Cr-Mo) were subsequently patterned using conventional photolithography techniques, forming cells from 20×20 μm^2^ to 512×512 μm^2^. The composition of the nanometallic films was determined to be 95% SiN~4/3~:5% Cr according to energy dispersive X-ray spectroscopy (EDX) with additional calibration by electron energy loss spectroscopy (EELS). Electric tests were conducted using the following convention: a positive polarity is defined by having electric current flowing from the top electrode to the bottom electrode. Testing cycles follow a pre-described loop starting from 0 V to a negative voltage limit, to a positive voltage limit, to the negative voltage limit again, and back to 0 V. To determine the state without the test cycle, the resistance was read at 0.2 V. Additional data of the Pt-Si~3~N~4~:Cr-Mo device demonstrating reliability (in terms of retention and endurance), uniformity (in terms of small scatter of switching parameters) and area scaling (for the off-state resistance) are presented in [Supplementary Information (Fig. S1 and S2)](#s1){ref-type="supplementary-material"}

The *R--V* hysteresis under a constant *R~l~* was calculated using the parallel circuit model which gives . Since the resistance ratio is , we can immediately obtain *V* = *V*~c~(1+Δ) for any point on the *F*(*V*~c~) transformation curve in [Figure 2b](#f2){ref-type="fig"}**inset**. (Clearly, *AR~l~*emerges as the control parameter for the switching behavior.) Specifically, we start at an initial point (the initial state of the cell) on one branch of the *F*(*V*~c~) curve, we then follow the curve and continuously record *F* and compute *R*~c~, Δ and *V* until the limit for *V* (specified by the range of the voltage cycle) is reached. We then reverse the direction and follow the other branch of the *F*(*V*~c~) curve until the other limit for *V* is reached before reversing again. During off-switching at larger *AR~l~* under a positive *V*~c~, it is possible to encounter a region of negative slope, d*V*/d*V*~c~\<0, which implies a jump in *V*~c~ without changing *V*. This corresponds to an abrupt drop in *F*, hence a first order transition in the resistance state.
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![Scaling behavior of off-switching power consumption in literature (triangles) and in this work (filled circles) using asymmetric load for devices of two thickness, 10 nm (blue) and 17 nm (red).\
Extrapolation (dash line) gives 12 nW and 500 pW for 100×100 nm^2^ device and 10×10 nm^2^ device, respectively (10 nm thick), and 1.5 nW and 60 pW for their 17 nm counterparts. See [Supplementary Information](#s1){ref-type="supplementary-material"} for details of literature data. All power data are calculated from , where *V*~off~ is off-switching voltage and *R*~on~ is off-switching resistance at *V*~off~.](srep00744-f1){#f1}

![Equivalent circuits of (a) RRAM device consisting of cell resistor *R*~c~ and load resistor *R~l~*.\
(b) cell resistor consisting of low-resistance cross section (*r*~L~ per area, area fraction *F*) and high resistance cross section (*r*~H~ per area, area fraction 1-*F*), (c) dynamic load consisting of parallel diode *R*~d~ and external resistor *R*~ex~. Inset of (b): schematic *F*(*V*~c~) and d*F*/d*V*~c~ depicting on-switching and off-switching.](srep00744-f2){#f2}

![(a) Characteristic *I--V* curve of nanometallic bipolar RRAM: on-switching under negative voltage, off-switching under positive voltage.On-switching progresses in multiple steps, suggesting possibility of multi-bit memory. Cell size: 100×100 μm^2^. Upper left inset: schematic of device. Lower right inset: *R--V* curve. (b) *R--V* curves for various negative voltage limits from −12 V to −2 V. Plateau resistance increases as negative voltage limit reduces, causing off-switching voltage to decrease. (c) Off-switching power *vs.* negative voltage limit, −*V*~max~, showing \~60× power reduction as −*V*~max~ decreases from 12 V to 2 V. Inset: *I--V* curve for *V*~max~ = −2 V. (d) Simulated *R--V* curves under different −*V*~max~ using parallel circuit model in [Figure 2(b)](#f2){ref-type="fig"}. Percentage in the bracket shows different *F* at plateau resistance. Simulation parameters: *V*~c~\*(V) = ±(1.2±0.2), *R~l~*(Ω) = 330, *r*~L~/A(Ω) = 90, , where V is voltage in volt.](srep00744-f3){#f3}

![(a) *I--V* curves for RRAM device with and without asymmetric load, which reduces current and off-switching voltage.Inset: corresponding *R--V* curves. Cell size: 100×100 μm^2^. Off-switching (b) power *P*~off~ and (c) voltage *V*~off~\* and on-resistance *R*~on~ *vs.* *R*~ex~for three cells of different sizes, showing systematic size-dependent *P*~off~ and *V*~off~ decreases and *R*~on~ increases. Inset of (b): *R*~off~/*R*~on~ *vs* *R*~ex~ for cells of different sizes. (d) Scaling behavior of *R*~on~ and *V*~off~\*. See [Figure 1](#f1){ref-type="fig"} for scaling behavior of *P*~off~.](srep00744-f4){#f4}

![Simulated *R--V* curves for different cell area *A* using parallel circuit model in [Figure 2(b)](#f2){ref-type="fig"}.\
Percentage in the bracket shows *F* at plateau resistance. Simulation parameters: *V*~c~\*(V) = ±(1.35±0.15), *R~l~*(Ω) = 300, *r*~L~(Ω) = 500, , where *V* is voltage in volt.](srep00744-f5){#f5}

![(a) *R--V* curves of 100×100 μm^2^ cells of 10 nm and 17 nm thickness.(b) On-resistance *R*~on~ and off-switching voltage *V*~off~\* for the 17 nm film cells of various areas at their minimum *P*~off~ configuration (optimal *R*~ex~).](srep00744-f6){#f6}
